7

10

11

12

13

14 15

16

17

1

2

Client's ref.: 88137/01-02-06 File: 0492-5122USF/Hui/Edward

WHAT IS CLAIMED IS:

1	1.An	output	buffer.	comprising:
---	------	--------	---------	-------------

- a first circuit coupled between a first power line and a pad; and
- a second circuit coupled between a second power line and the pad, comprising:
 - a resistor constructed by a well region of a second conductivity type deposited on a substrate of a first conductivity type, the resistor comprising a first end and a second end, the first end being a doped region of the second conductivity type at least partially overlapping the well region and coupled to the pad;
 - a first doped region of the first conductivity type, electrically floated in the well region; and
 - an electrostatic discharge protection component, coupled between the second end and the second power line.
 - 2. The output buffer of claim 1, wherein the second circuit further comprises a capacitor coupled between the pad and the first doped region.
- 3. The output buffer of claim 1, wherein the electrostatic discharge protection element is a MOS transistor comprising a gate, a drain and a source, the drain being coupled to the second end of the resistor 0 and the source being coupled to the second power line.
- 1 4. The output buffer of claim 3, wherein the drain and the 2 source are respectively comprised of a second doped 3 region of the second conductivity type and a third doped 4 region of the second conductivity type.

- 5. The output buffer of claim 3, wherein the gate is 1
- 2 coupled to a signal source.
- 6. The output buffer of claim 3, wherein the gate is 1
- 2 coupled to the second power line.
- 7. The output buffer of claim 3, wherein the MOS transistor 1
- 2 is a finger-shaped MOS.
- 8. The output buffer of claim 1, wherein the first and the 1
- second ends are respectively comprised of a fourth doped 2
- region of the second conductivity type and a fifth doped
- region of the second conductivity type.
- 9. The output buffer of claim 8, wherein the first doped 1 2
 - region is deposited between the fourth doped region and
- 3 the fifth doped region.
- 1 10. The output buffer of claim 8, wherein the
- electrostatic discharge protection component is a MOS
- transistor of the second conductivity type, the MOS 4 transistor being comprised of a gate, a drain, a source,
- and a substrate, the drain being composed of the fifth 5
- doping region and the source being coupled to the second 6
- 7 power line.
- 11. The output buffer of claim 8, wherein the first doping 1
- region interlaces with the fourth doped region. 2
- The output buffer of claim 8, wherein the first doped 1
- region is in contact with the fourth doped region. 2

5

7

Client's ref.: 88137/01-02-06 File: 0492-5122USF/Hui/Edward

- 1 13. The output buffer of claim 1, wherein, during an ESD
- event, the first doped region is coupled to the first
- 3 end.
- 1 14. The output buffer of claim 1, wherein the substrate is
- 2 coupled to the second power line through the sixth doped
- 3 region.
- 1 15. An electrostatic discharge protection circuit, coupled 2 between a first pad and a second pad, comprising:
- a resistor consisted of a well region of a second
 - conductivity type, deposited on the substrate of a first conductivity type, and coupled to the first pad;
- a first doped region of the first conductivity type,
 - electrically floated in the well region; and
- a electrostatic discharge protection component, coupled
 between the well region and the second pad.
- 1 16. The electrostatic discharge protection circuit of claim 15, wherein, during an ESD event, the first doped
- 3 region is coupled to the first pad.
- 1 17. The electrostatic discharge protection circuit of
- 2 claim 15, wherein the first pad is coupled to an output
- 3 port and the second pad is coupled to a power line.
- 1 18. The electrostatic discharge protection circuit of
- 2 claim 15, wherein the first and the second pads are
- 3 respectively coupled to a first and a second power
- 4 lines.
- 1 19. The electrostatic discharge protection circuit of
- 2 claim 15, wherein the electrostatic discharge protection
- 3 component is a MOS transistor of the second conductivity

- 4 type, the MOS transistor comprising a gate, a drain, a
- source and a substrate, the drain being coupled to the
- 6 resistor and the source being coupled to the second pad.
- 1 20. The electrostatic discharge protection circuit of claim 19, wherein the gate is coupled to the second pad.
- 1 21. The electrostatic discharge protection circuit of
 2 claim 19, further comprising a delaying circuit which
 3 consists of a resistor and a capacitor connected in
 4 series, the delaying circuit being coupled between the
- first pad and the second pad, the gate being coupled to a node for connecting the resistor and the capacitor.
- 1 22. The electrostatic discharge protection circuit of 2 claim 19, wherein the drain is coupled to a first pad.
- 1 23. The electrostatic discharge protection circuit of 2 claim 15, wherein the electrostatic discharge protection 3 component is a field oxide device.
- 1 24. The electrostatic discharge protection circuit of
 2 claim 23, wherein the field oxide device comprises a
 3 second doped region of the second conductivity type and
 4 a third doped region of the second conductivity type,
 5 the second doped region and the third doped region being
- 6 formed on the substrate.
- 1 25. The electrostatic discharge protection circuit of claim 24, wherein the field oxide device further
- 3 comprises a field oxide layer formed between the second
- 4 and the third doped regions.
- 1 26. The electrostatic discharge protection circuit of
- 2 claim 15, wherein the substrate is coupled to the second

2 3

4 5

6

7

8 ç

- pad via a sixth doped region of the first conductivity 3 4 type.
- 27. The electrostatic discharge protection circuit of 1 2
- claim 26, wherein the sixth doped region partly embraces
- the electrostatic discharge protection circuit. 2
- 28. The electrostatic discharge protection circuit of 1 2
 - claim 26, wherein a seventh doped region of the second
- conductivity type is formed between the sixth doped 3
- region and the well region. 4
- 29. The electrostatic discharge protection circuit of claim 15, wherein the first conductivity type is n-type 2
- 3 and the second conductivity type is p-type.
- 30. The electrostatic discharge protection circuit 1 2
- claim 15, wherein the first conductivity type is a ptype and the second conductivity type is an n-type. 3
 - 1 31. An output buffer, comprising:
 - a first circuit, coupled between a first power line and a pad; and
 - a second circuit coupled between a second power line and a pad, comprising:
 - a resistor, comprised of a well region of the second conductivity type and comprising a first end and a second end, the first end being a doped region of a second conductivity type overlapping the well region
- 10 and coupled to the pad;
- a first doped region of the first conductivity type, 11 electrically floating in the well region; and 12
- electrostatic discharge protection component, 13 14 coupled between the second end and the second power 15 line.

THE PARTY OF THE P

1

2

3

3

Client's ref.: 88137/01-02-06 File: 0492-5122USF/Hui/Edward

- 32. An electrostatic discharge protection circuit, coupled between a first pad and a second pad, comprising:
 - a resistor, which consists of a second well region of a second conductivity type and coupled to the first pad;
- a first doped region of a first conductivity type,
 electrically floated in the second well region; and
- 7 a electrostatic discharge protection component,
 8 deposited on a first well region of a first
 9 conductivity type and coupled between the second well
 10 region and the second pad.
 - 33. The electrostatic discharge protection circuit of claim 32, further comprising a first capacitor coupled between the first pad and the first doped region.